I. INTRODUCTION
HE availability of high-performance high-frequency T integrated oscillators would be a big step forward in analog integrated circuit design. However, the known integrated relaxation oscillators suffer from bad noise behavior and excessive temperature drift. When the oscillator is used in a PLL, which is often the case, drift is no longer a problem. The remaining bad noise behavior excludes the use of integrated relaxation oscillators in a lot of telecommunication applications. In order to design relaxation oscillators with lower phase noise, insight into the origins of phase noise is a prerequisite.
Using the method described by Abidi and Meyer [l] , an indication of the time jitter of a relaxation oscillator can be obtained. However, because time correlations are not included in this method, it is not easy also to predict the phase-noise spectrum as measured with a spectrum analyzer. Therefore, prior to the design of the oscillator, an analysis of the origins of phase noise was performed. Expressions predicting the phase-noise spectrum due to different noise sources are presented.
Another problem in traditional relaxation oscillators, based on the well-known emitter-coupled multivibrator (Fig. 11 , is the presence of parasitic capacitors at each side of the floating timing capacitor. As the parasitics are not used as a part of the timing capacitor C , this capaci- tor has to be considerably larger than the parasitics in order assure proper functioning of the oscillator. This might cause problems in the design of high-frequency oscillators with small on-chip timing capacitors, especially because integrated floating capacitors have relatively large parasitic capacitors to the substrate. For high-frequency oscillators a topology that uses the parasitics as a part of the timing capacitors is therefore preferable [21-[41. The mentioned problem with the emitter-coupled multivibrator architecture is that it is not really a balanced version of the basic relaxation or Schmitt-trigger oscillator with grounded capacitor, as depicted in Fig. 2 . As a differential architecture is desired, in order to reduce the sensitivity to power-supply variations, a new fully balanced relaxation oscillator with two grounded timing capacitors has been designed. The absence of a floating capacitor and the possibility of much smaller timing capacitors are important advantages of such a new oscillator topology. A 100-MHz low-noise version of this new oscillator has been realized in a medium-frequency bipolar 0018-9200/90/0600-0692$01 .OO 0 1990 IEEE process (f, = 3 GHz). Measurement results on the inte-resistor R. In order to obtain a certain value of -f( fm> a grated oscillator will be presented.
certain minimum power consumption in the current sources is unavoidable. Besides a noise current there will unavoidably be a noise voltage U , in series with the timing capacitor C .
PHASE NOISE IN RELAXATION OSCILLATORS
For the analysis of phase noise the basic diagram of a relaxation oscillator, depicted in Fig. 2 , is used. The fundamental oscillation frequency is Starting with a Small Sine-WaVe lOW-freqUenCy COmpOIleIlt with frequency f m of a noise voltage Source U , with a spectral density 4kTR,, the same method as stated above can be applied. R , is the equivalent noise resistance of the noise sources in series with C . The approximated expression for the resulting phase-noise density is
Sources of phase noise are a noise current i n , parallel to current I, and a noise voltage U , in series with the timing capacitor. Depending on the frequency of the noise sources, different methods will be used to calculate the resulting phase noise. If the noise frequency is much smaller than the oscillation frequency fo, there is only normal frequency modulation of the oscillator. For higher noise frequencies the influence of the switching action will also become significant. Due to the switching action, high-frequency noise will be folded back. These aliased noise sources will also modulate the oscillation frequency.
A. Low-Frequency Noise
First, the influence of a small low-frequency sine-wave component of a noise current in with frequency fm ( f m < < f,) will be calculated. The peak frequency deviation Afo due to this current is readily obtained from (1)
:
The ratio between the carrier power and the power of a sideband at a distance fm from the carrier can be expressed in terms of Afo and fm using modulation theory [51. Substitution of (1) and (2) in this expression yields
The lowest possible value of R , for a given U, will depend on the used technology. For a bipolar realization this might usually be the base resistance of the transistors.
B. High-Frequency Noise
The switching action, inherent in relaxation oscillators, will fold back high-frequency noise. The result of this sampling process is low-frequency modulation of the oscillation signal. In case of high-frequency current noise, the resulting phase noise may be neglected because of the integrating action of the timing capacitor. Therefore, the total phase-noise density due to a white current noise in is given by (4).
Aliased high-frequency noise components from U,, however, will dominate the influence of the low-frequency components of U,. Boon et al. [7] have investigated the phase noise that results from this sampling process. If the spectral density S(u,) of the white-noise source U , is again 4kTR,, the resulting phase-noise density has been calculated to be 16kTR, fo -J(fm) = a 7 (E) * this method to the 'pectral components Of a The factor (y represents the number of aliased spectra noise current in yields an expression for the resulting single-sided spectral phase-noise density d( f,) of in by simply summing all of the individual contributions. Asand is given by (7) Bconv 2 f o * suming a white-noise current with spectral density S(i,) equal to 4 k T / R , , the resulting phase-noise density is
In this expression B,,,, is the effective noise conversion bandwidth. In case of high-frequency oscillators B,,,, will usually be determined by a dominant pole in the threshold detector. This is a result of the fact that the threshold detector will not be able to react on noise sources with frequencies above the frequency of this pole. The factor 2f0 in (7) is a consequence of the fact that only noise components at odd multiples of fo seriously harm the oscillation stability [71.
( 4 ) where R , is the equivalent output noise resistance of the controlled current source I. Therefore, besides a large U, and a small U,, a small value of a is also necessary for a low-noise oscillator. But the low-pass action needed for a small value of a will also introduce time delay in the oscillator. This will harm the linearity of the oscillator tuning curve. High linearity and low noise are therefore conflicting demands made on a relaxation oscillator unless linearizing circuitry is added.
LOW-NOISE, HIGH-SPEED ARCHITECTURE
In the introduction we have pointed out our preference for a relaxation oscillator with a grounded timing capacitor. The architecture of a high-frequency low-noise oscillator with grounded capacitor is depicted in Fig. 3 . The Schmitt-trigger function has been divided into a threshold comparator and a memory function ( S / R flip-flop). The S / R flip-flop is bypassed by the outputs of the voltage comparators. The voltage comparators immediately switch the current switch. The only demand made on the speed of the S / R flip-flop is that it takes over the comparator output state before the comparator is switched off.
The removal of the S / R flip-flop from the signal path is firstly advantageous for high-speed operation. Secondly, it is also advantageous for low-noise operation. From earlier work it is known that, depending on the slope of the driving signal, the switching delay of a Schmitt trigger In order to reduce the sensitivity to power-supply variations a fully differential architecture is desired. Fig. 4 depicts a diagram of the balanced version of the basic architecture of Fig. 3 . Apart from their implementation the operation of both architectures is essentially the same. Supposing equal charging currents I and equal timing capacitors (C, = C, = C), the oscillation frequency of the 
Threshold levels in the balanced architecture are floating instead of related to ground. The voltages at C, and C, are now balanced with respect to Uref. Any disturbance between Uref and the common-mode signal (U, + U,)/2 will lead to a correction current in the discharging current source, which will cancel the disturbance. A result of the common-mode feedback loop is the equality of the sum of the charging current sources to the discharging source.
Whenever the voltage difference U,-U, is equal to V,, one of the voltage comparators switches. Subsequently, the S / R flip-flop and the current sources will be switched. The results of this operation scheme are opposite triangular waveforms at C, and C,.
The essential new features of this architecture compared to an earlier reported differential relaxation oscillator [91 are the bypassed memory function and the applied common-mode feedback. The use of this common-mode feedback is the reason why grounded capacitors still can be used in a differential architecture.
IV. CIRCUIT
The circuit diagram of an oscillator based on the new proposed architecture has been depicted in Fig. 5(a) . As we intended to use the oscillator in a PLL over the frequency range 100-130 MHz, some demands on linearity of the oscillator were made.
A. Switching Part
The voltages at the timing capacitors are level shifted by Q2a, Q3a and Q2b, Q3b. The threshold U, is realized by means of the diodes Q4a and Q4b. Thus U, is about 0.7 V. The 
B. Common-Mode Loop
The common-mode voltage of the two timing capacitors is obtained by means of Rla and Rlb. The common-mode signal is level shifted by means of Q12-Q14. Subsequently, it is transformed into a current by means of a series stage (Q16 and R3). Neglecting high-frequency poles, the open-loop common-mode transfer function G(p) is thus If C = 2.5 pF (inclusive parasitics) and R3 = 400 R the predicted common-mode bandwidth is 80 MHz. Simulations show that other poles in the common-mode loop are nondominant, such that stability of the common-mode loop is assured.
Instead of being fixed to a reference voltage Uref, the common-mode voltage is now determined by the sum of the base-emitter voltages of Q12-Ql4 and Q16 and the voltage across R3. As the voltage across R3 changes proportional to the tuning current I , the common-mode voltage will also slightly depend on the tuning current.
This construction of the common-mode loop saves an extra voltage reference and avoids the use of p-n-p transistors in the loop. Low-frequency poles due to lateral p-n-p's in the common-mode loop would cause stability problems.
The voltage at U, has to be approximately equal to the emitter voltage of Q12 in order to avoid saturation of either the voltage comparator or the current switch. This can easily be realized by means of the insertion of a transistor between the base of Q12 and U,. In a later version of this oscillator we have successfully applied this method to bias U,.
C. Current Sources
The depicted construction of the low-noise current sources (Fig. 5(a) ), with the available low-current lateral p-n-p transistors and emitter resistors, would cause problems due to the very low and unpredictable current gain of the p-n-p's when biased at the required current of about 1 mA. Besides tuning inaccuracies, this would also cause a high equivalent output noise current i n . This noise could easily dominate the phase-noise performance. In order not to be troubled by the bad performance of the p-n-p's, external current sources were used in the first version of the oscillator.
V. SEMICUSTOM REALIZATION
The circuit from Fig. 5(a) has been realized on a semicustom chip containing 3-GHz n-p-n transistors, various resistors, and low-current lateral p-n-p's. For reasons explained in the preceding section, it was decided to construct a first test version of the new oscillator without employing the lateral p-n-p's as charging current sources. A photograph of a part of the semicustom chip containing the oscillator circuit is shown in Fig. 6 . A successive version of the oscillator, working at half the tuning current, contained the on-chip p-n-p current sources. The measured phase noise of this oscillator was 3 dB higher than in the first version due to the high output noise of the applied on-chip current sources.
VI. EXPERIMENTAL RESULTS

A. Current -Frequency Transfer Function
The realized oscillator functions well from very low frequencies up to about 150 MHz. The measured current-frequency transfer function is depicted in Fig. 7 . The nonlinearity at high frequencies is a consequence of the switching time delay in the oscillator.
B. Phase Noise
The phase-noise spectrum, measured using the HP3048A phase-noise measurement system, at an oscillation frequency of 115 MHz is depicted in Fig. 8 . The phase-noise spectrum decreases exactly -20 dB per decade over a large frequency range, which is in accordance with the term (f,,/f,,,) ' in all the derived phasenoise expressions. The noise floor of -142 dBc/Hz at 40 MHz is caused by the 50-R load resistor of the output buffer. The absolute value of the phase noise is -118 dBc/Hz at 1-MHz distance from the carrier. Because low-noise current sources were used, there is a dominating influence of the sampled high-frequency voltage noise. Analysis of the oscillator circuit reveals that there are effectively seven transistors in series with the switching threshold. The total equivalent noise resistance R,, is 2300 R, mainly due to the base noise resistance (rb = 300 R > of the transistors. The noise conversion bandwidth B,,,,. is about 400 MHz. Because of the switching time delay the effective value of U, at f o = 115 MHz is 1 V, which is somewhat larger than the 0.7 V for low-frequency operation. Using (6) and (7) a value of -120 dBc/Hz is calculated if f,, = 1 MHz and f o = 115 MHz. This value differs only 2 dB from the measured phase noise.
C. Power Consumption and Temperature Behavior
The complete circuit, inclusive of output buffer circuitry (3 mA), consumes about 8 mA at a supply voltage of 6 V. Lower power consumption in the oscillator core with the same tuning linearity and noise performance would be possible if very small on-chip timing capacitors could be used. However, this also requires the availability of low-noise p-type charging current sources.
The temperature coefficient of the oscillator at 100 MHz was measured to be about -1000 ppm/OC.
VII. CONCLUSION
The analysis and realization of a new balanced fully integratable relaxation oscillator has been described. By means of an on-chip common-mode feedback loop it is possible to use two grounded timing capacitors in a fully differential architecture. The implicit use of parasitics as a part of the timing capacitor and speed-up techniques in the switching part offer an attractive new concept for high-frequency oscillators. The realized circuit functions well over a large frequency range up to 150 MHz. The measured phase noise is close to the theoretical value obtained from a detailed analysis of phase noise in relaxation oscillators. The actual realization in a bipolar process is only one of the possible implementations of the new oscillator architecture. Further work will concentrate on implementations in other technologies (CMOS, BiCMOS) as well.
